

#6
Amatta
148-12-98
Q46364

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Yoshinori MATSUI

Application No: 08/916,280

Filed: August 21, 1997

For: SEMICONDUCTOR MEMORY CIRCUIT



Group Art Unit: 2511

Examiner: HOANG, H.

RECEIVED

AUG 07 1998

GROUP 2100

AMENDMENT

Assistant Commissioner of Patents
Washington, D.C. 20231

Sir:

In response to the Office Action (Paper No. 3) mailed February 4, 1998, please amend the above-identified application as follows:

IN THE CLAIMS:

- 1 2. A semiconductor memory device comprising:
- 2 a plurality of memory cell blocks each including a first and a second group of memory
- 3 cells, said memory cell blocks being arranged in a first direction;
- 4 a first amplifier block provided adjacently to one end of an arrangement of said memory
- 5 cell blocks, coupled to one of said first and second groups in one of said memory cell blocks on
- 6 said one end, and selectively transferring a data of one of said memory cells in said one of said
- 7 first and second groups via a first internal data line extending in a second direction different from
- 8 said first direction;
- 9 a second amplifier block provided adjacently to another end of said arrangement, coupled
- 10 to one of said first and second groups in one of said memory cell blocks on said another end, and
- 11 selectively transferring a data of one of said memory cells in said one of first and second groups
- 12 via a second internal data line thereof extending in said second direction;
- 13 at least one third amplifier block arranged between said memory cell blocks, coupled to
- 14 one of said first and second groups in one of said memory cell blocks adjacent to one side
- 15 thereof, and to one of said first and second groups in one of said memory cell blocks adjacent to
- 16 another side thereof, and selectively transferring a data of one of said groups coupled thereto via
- 17 a third internal data line thereof extending along said second direction;

OH

17